ASICs is investigated. High-speed and low-power scaling rules for the interconnect structure are extracted statistically from wiring data in ASICs. A 0.25-pm interconnect structure is fabricated based on the scaling rules and using organic SOG (Spin-On-Glass) as a low-dielectric-constant interlayer insulator. 
l. Introduction
In modern CMOS ASICs scaled down to a half-pm or finer technology, interconnect delay is an important factor in determining the total gate delay. The interconnect delay caused by wiring capacitance and wiring resistance increases as the technology is scaled down, and will soon become larger than the transistor delay. In terms of gate power, reducing the wiring capacitance is also important, because gate power is proportional to the total capacitance in a circuit, and the wiring capacitance accounts for more than half of the total capacitance.
In this paper, the optimum interconnect structure for high-speed and low-power ASICs is discussed. At The optimum interconnect structure for a 0.25-pm ASIC was fabricated based on the proposed scaling rules and using organic SOG as a low-dielectric-constant interlayer insulator (Fig. a) . Tungsten plugs were used for contact between the metal layers so that the interlayerinsulator thicknesses were the same as in a 0.5-pm technology. The metal thicknesses were rduc€d to half those of a 0.5-pm technology. Organic SOG interlayers were used to reduce adjacent wiring capacitances [2, 3] .
The thin 50-nm-thick P-TEOS layer under the organic-SOG layer provides adhesion between the metal and the organic SOG. The P-TEOS layer over the organic SOG protects the organic SOG from etching of the upper metal.
W-Plug A cross-section SEM photograph of the fabricated interconnect structure is shown in Fig. 5 . Because of the high fluidity of the organic SOG, adequate local-area planarization was achieved without planarization process steps. The adjacent capacitance was reduced by 357o from that of a conventional interconnect structure using P-TEOS interlayer insulators. Figure 6 shows The gate power calculated from the measured wiring capacitance and resistance is shown in Fig. 8 
